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Extended abstract 
 
Abstract—This paper offers a method for multiple soft fault 
diagnosis of nonlinear circuits containing bipolar and MOS 
transistors. The method enables us to locate faulty elements 
and evaluate their parameters, using a nonlinear algebraic type 
test equation which may possess several solutions. To find the 
solutions the homotopy concept is applied and a homotopy 
differential equation written. Next the terminal value problem 
is formulated and solved using the restart approach. A 
numerical example illustrates the proposed approach. 
Keywords—analog circuits, fault diagnosis, multiple soft 
fault, restart homotopy 
This paper offers a method for multiple soft fault 
diagnosis of nonlinear circuits containing bipolar and MOS 
transistors. 
Fault diagnosis of analog circuits is an important and 
still open problem for design validation of electronic devices 
[1]-[5]. If a faulty parameter is drifted from its tolerance 
range, but do not leads to some topological changes, the 
fault is said to be soft or parametric. The methods for soft 
fault diagnosis exploit simulation after test (SAT) approach, 
where circuit simulations take place after any testing. The 
test equation can be linearized if the parameters are slightly 
drifted from their tolerance ranges. If the parameter 
deviations are large the original nonlinear equation must be 
taken into account and solved using a dedicated method. 
In this paper we consider multiple soft fault diagnosis of 
nonlinear DC circuits containing bipolar or MOS transistors 
characterized by the Gummel-Poon or the Shichman-
Hodges model, respectively. Let n  parameters nx,,x 1  
such as resistances,   forward factors of bipolar transistors, 
intrinsic transconductance parameter pK  and channel 
width/length  LW  of MOS transistors be considered as 
possible faulty. We wish to locate these parameters and 
evaluate their actual values. For this purpose a diagnostic 
test is arranged, which leads to a set of nonlinear algebraic 
type equations. The set of nonlinear equations may actually 
possess multiple solutions. It means that several sets of the 
parameters  nx,,x 1  may meet the diagnostic test. Hence, 
a method which is capable of finding multiple solutions has 
to be applied. The mentioned above problem has been 
solved in [4] using the homotopy approach and a 
sophisticated and difficult for implementation method for 
solving the algebraic homotopy equation. This paper offers 
a simpler method based on creation of homotopy differential 
equation and solving the terminal value problem, using the 
concept known in mathematics under the name restart 
approach [6]. 
SKETCH OF THE ALGORITHM 
1. Perform the diagnostic test as in references [4], [5]. 
2. Formulate the homotopy equation 
          0 00 uuuxfxh ,  
where  T1 nxx x  is a vector of the circuit 
parameters,  0u  is a vector of the output voltages for the 
nominal values of the parameters,   is the homotopy 
parameter, u  is a vector of the measured output voltages 
during the diagnostic test,       T1 xxxf nff   
where  xif , n,,i 1 , means a nonlinear function 
expressing i -th output voltage in terms of x . Function 
 xf  in equation (1) is not given in explicit analytical 
form. 
3. Formulate the homotopy differential equation on the 
basis of (1) and solve it using the restart homotopy 
approach [6]. As a result the homotopy path is traced and 
any intersection point of this path with the plane 1  
gives a vector of the parameters which satisfies the test. 
At any step of the procedure the DC analysis and the 
sensitivity analysis of the circuit are carried out for the 
actual values of the parameters. 
The proposed method was implemented in DELPHI and 
tested using several circuits containing bipolar and MOS 
transistors. The calculations were executed on a computer 
with the processor Intel Core 2 Duo E6400, 3GB RAM. To 
illustrate effectiveness of the algorithm we consider a 
numerical example 
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Numerical example 
Let us consider the differential amplifier shown in Fig. 1. To 
perform diagnostic test we connect the load resistance 
 k10testR . The channel width and length of all the 
transistors are indicated in Fig.1. The MOS transistors are 
characterized by the Shichman-Hodges model built up in 
Level 1 of SPICE. The nominal parameters of the MOS 
transistors are as follows: 0.5V60. , A10 14SI , 
2VμA40pK , V60. , Ω10 SD RR , 
V900.Vto  , mV8625.VT  , Ω101
12dsR  for all 
PMOS, and 0.5V50. , A10 14SI , 
2VμA120pK , 
V60. , Ω10 SD RR , V800.Vto  , mV8625.VT  , 
Ω101 12dsR  for all NMOS. 
To perform the diagnostic test we choose the measurement 
nodes 1 and 3 and apply three sets of the voltages 1inV , 
2inV , DDV : 
  055251 DD21 .V,.V,.V inin  
  040251 DD21 .V,.V,.V inin  
  055232 DD21 .V,.V,.V inin  
all in volts. We choose five of the measured voltages. 
 
Case 1 
At first we consider the intrinsic transconductance 
parameters pK  as possible faulty. The faults can be caused 
by deviation of the gate oxide thickness oxt  or the carrier 
mobility 0U . Let us consider the following values of pK : 
037
1
.K
Mp
 , 037
2
.K
Mp
 , 0123
3
.K
Mp
 , 0123
4
.K
Mp
 , 
0170
5
.K
Mp
 , all in 2VμA . The proposed method gives 
two sets of the parameters pK , which meet the test, as 
follows: 
 
and 
 
The first set contains the parameters very close to the actual 
ones, whereas the second is virtual. The time consumed by 
the method is 0.59 s. 
 
Case 2 
We consider the deviations of the channel width/length 
 LW  as possible faulty: –4.54% for PMOS and –12% for 
NMOS transistors. Thus, the actual values of LW  of the 
transistors are: 
{14.32,   14.32,   4.400,   4.400,   4.400}. 
The proposed method gives one set of the parameters 
 LW  which meets the test, as follows: 
{14.31,   14.31,   4.39,   4.39,   4.39}. 
The are very close to the actual values of the parameters. 
The time consumed by the method is 2.36s. 
Numerical experiments including 30 cases show that the 
method never loses the correct solutions, leading either to 
only the correct solution (24 cases) or the correct solution 
and one virtual solution (6 cases). 
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Fig. 1. Differential amplifier 
